View CS212_158082.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CS212
CS212
Security Detector Serial-Addressable Receiver/Transmitter
Description
The S-ART is a 16 pin circuit designed for data transmission on a two-lead cable. The circuit is specially developed for alarm systems where it is desired to identify each detector individually. There can be up to 30 S-ART circuits/detectors on the same 2-lead cable. This cable transmits both DC supply to the S-ART and information to/from the S-ART. The S-ART works on the principle by which an address is sent on the line cable and the S-ART which recognizes the address then carries out the order which can, in principle, be two things: 1. Transmit data from the line cable to the S-ART's two outputs OUT0 and OUT1. 2. Answer the S-ART controller with the condition of the 2 inputs IN0 and IN1 or IN2-3. The line signal is divided into 3 levels in order to give a time signal for synchronizing and a data signal containing addresses, orders etc. Typical signal levels for the three levels would be 15V, 7.5V and 0V.
Features
s Receives/Transmits Data on Only Two Leads s Low Current Consumption s High Noise Immunity s Sabotage Surveilled Loop Input
Block Diagram
Package Options
16L PDIP & 16L SO Wide A method by which, in principle, the system can be extended to an infinite number of S-ART is shown on the block diagram. The controller scans the in/outputs of a number of lines, each with a maximum of 30 S-ARTs.
Line 1 S-ART
OUT0 1
Controller Line N
16 15 14 13 12 11 10 9
OUT1 DSR IN2 IN3 VDD DATAOUT Gnd LINE
A4 2 A3 3 A2
4
A1 5 A0 6 IN1
7
IN0 8
V CK "1"
DATA "1"
DATA "0"
Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com
Rev. 4/21/99
1
A
Company
CS212
Absolute Maximum Ratings Lead Temperature Soldering: Wave Solder (through hole styles only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 Sec. max 260uC Peak Reflow (SMD styles only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 Sec max. above 183uC, 230uC Peak Storage Temperature Range, TS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-65 to 150uC Maximum Operating Junction Temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .125C Electrical Characteristics: TA = 25C, unless otherwise specified.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Operating Temperature Range, TA Device Current IDD Not Addressed Device Current IDD Power-Up-Mode (5 corr. addr. bits)CP4-CP5 Device Current IDD Addressed, Line Output Transistor Active Device Current IDD Addressed (4 corr.addr.bits) Line Output Transistor Not Active Output Voltage Low Level Out0, Out1, DSR Output sink Current Out0, Out1, DSR Output Voltage High Level Out0, Out1, DSR Leakage Current Out0, Out1, DSR Input Voltage Level Low A0-A4, IN0, IN1 High Input Current IN0, IN1=Gnd Power-Up Mode (4 corr.addr.bits) Input Current A0-A4, IN0, IN1 Not Addressed Positive Trigger Threshold VP, C Voltage Vdd=15V VP, D Negative Trigger VNC Threshold Voltage VNC Hysteresis Voltage Clock/Data Comp. Saturation Voltage For Line Output Driver Saturation Voltage For Line Output Driver Leakage Current For the Line Output Line Signal Freq. Rise/Fall-Time Line Signal
-40 Outputs unloaded Line Voltage=0-15V, VDD=15V IN0, IN1 are Open IN2, IN3 are Active VDD=15V IN2, IN3 not Active IN0, IN1 are Open VDD=15V IN2, IN3 not Active IN0, IN1 are Open VDD=15V VDD=10-15V ISINK=1mA 1.0 0.47 3.55
85 0.80 5.50
C mA mA
6.24
9.64
mA
1.84
2.86
mA
1.2
V mA
14 VOUT=14V 30
V A
VDD=10-15V VDD=10-15V VDD=18V
30%VDD 70%VDD 150 850
V V A
VDD=18V
20
A
Clock Comparator Data Comparator VDD=15V Clock Comparator VDD=15V, Data Comparator VDD=15V VDD=15V, IC=50mA VDD=15V, IC=10mA VLINE=0-18V, VDD=18V VDD=15V1V
11.0 4.6 10.2 3.4 0.7
11.7 5.7 10.9 4.3 0.8
12.4 6.6 11.6 5.2
V V V V V V V A kHz s
1 0.4 16 0 0.25 20 250.00
2
CS212
Electrical Characteristics: TA = 25C, unless otherwise specified.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Turn-On Time For Line Output Driver Turn-Off Time For Line Output Driver Line Voltage VL (Note 1) Loop Current IN2, IN3 Alarm Condition IN2-IN3 Loop Open Alarm Condition IN2-IN3 Loop Shorted
1.0 1.0 0 0.1 1 5 28 0.5 5 30
s s V mA k1/2 k1/2
Note 1: The circuit shall function in the correct way only between 0 and 18VDC. Data driver must not turn on when line voltage is above 18V.
Package Pin Description
PACKAGE PIN # PIN SYMBOL FUNCTION
1 2 3 4 5 6 7 8 9 10 11
OUT0 A4 A3 A2 A1 A0 IN1 IN0 LINE Gnd DATAOUT
Output (open collector) from S-ART. Address input. Must be connected to VDD or Gnd according to the relevant address code. Address input. Must be connected to VDD or Gnd according to the relevant address code. Address input. Must be connected to VDD or Gnd according to the relevant address code. Address input. Must be connected to VDD or Gnd according to the relevant address code. Address input. Must be connected to VDD or Gnd according to the relevant address code. Input to S-ART. Input to S-ART. Signal lead in the line cable. Zero lead in the line cable. Output from the S-ART, which is active in the READ-mode. Transmits data from S-ART to line. Supply voltage to the S-ART. The voltage is derived from the line signal. Sabotage surveilled loop (shorting and breaking). Sabotage surveilled loop (shorting and breaking). Data Set Ready. Output (open collector) from the S-ART which is active during WRITE-mode, when OUT0 and OUT1 change. Output (open collector) from S-ART.
12 13 14 15 16
VDD IN3 IN2 DSR OUT1
3
CS212
Serial-Addressable Receiver Transmitter S-ART ADDRESS CODING The circuit is coded on address inputs A0-A4. In order to reduce the power consumption to the circuits they are in power down mode for most of the time. Only when a circuit is addressed is the amount to that particular circuit increased. READ When a S-ART has recognized an address with the correct parity and then received a READ-order the controller becomes passive. The S-ART in question will then send data bits to the controller. These bits are the condition on the IN0 and IN1 or IN2-3 and a parity bit derived from them. The current in inputs IN0 and IN1 only flows when the S-ART is addressed. If the sabotage surveilled loop IN2-3 is used IN1 should be open. IN2-3 is then read instead of IN1. The loop IN2-3 is checked for both shorting and breaking. WRITE When a S-ART has recognized an address with correct parity and a write order, the S-ART in question transmits data to the outputs OUT0 and OUT1. This data transmission takes place after a check of the parity bit. If the parity bit is wrong, data transmission to OUT0 and OUT1 is blocked and new data transmission can only take place after a read order which resets the parity fault. The DSR signal can be used to strobe OUT0 and OUT1 further on in the following logic. DATA FORMAT The signals are sent out on the line in words organized as shown in the figure. The S-ART information consists of two parity bits: an address parity bit and a data parity bit. Both the address and data are checked for even parity. The address parity bit must always be generated by the controller. The data parity bit during the READ-mode is generated by the S-ART. During the WRITE-mode the data parity bit is generated by the controller.
Typical S-ART Applications
Addresses ADD. Parity Command Data Data Parity
1) Alarm Detector
Transmission Line
Line from Controller Address Coding
IN0 Gnd Gnd
S-ART
IN0 Tamper Contact Detector Alarm Contact IN1
R1
Line Data Out VDD
+
IN1
2) Window Foil Line from Controller Foil IN2 S-ART Terminal Lead IN3
R2
C
+
IN2
End of Loop Circuit
Address Coding
Address Code
IN3 Gnd A0 A4 Short Cables OUT0 OUT1 DSR
+
The foil is checked both for shorts and breakage. 3) Alarm Indicator/Data Transmission Line from Controller S-ART Bells Lamps etc. Logic Circuit
+
Indicates IN1 and Loop IN2, IN3 cannot be used at the same time.
Address Coding
Functional Description
GENERAL The CS212 is a peripheral addressable circuit which is used as a communication link between Detectors/Sensors and a Central Control Unit. The communication between the CS212 and a control unit takes place via a simple 2-wire cable which also provides power to the IC. On each 2-wire cable, a maximum of 30 CS212's can be controlled or interrogated with the address binary 0-29. This permits surveillance of up to 30 window protections, door contacts, movement detectors, etc. within the same 2-wire group. Each CS212 can monitor the status of two external surveillance devices and communicate the status back to the control unit. Two outputs are also available for controlling bells, lights, LED's, door locks, etc. These outputs are controlled from the control unit via the 2-wire cable. WIRE TRANSMISSION CABLE (The Line) The 2-wire bidirectional transmission cable called "The Line" provides power and data to the CS212 and also provides data back to the control circuit. The line signal is rectified and filtered at each CS212 and is used for the power supply to the chip. The CS212 also decodes the line signal into clock and data signals used inside the IC.
4
CS212 CS
Functional Description
READ WORD
Control Circuit 2121 2122 2123 21229
2 Wire Transmission Line
Tranmission Line VCC(<14V)
10k
To Control Bell/Det. Etc.
1 2 3 4 5 6
16 15 14 13 12 11
DET Loop 1mF 150
N0
7 10 9
NC
8
To check the status of a CS212's inputs: i.e., IN0 and IN1 or IN2-3, a read word must be sent. The first 5 bits must correspond to the address of the CS212 to be interrogated. Bit #6 is the address parity bit. It must insure that the first 6 bits are an even number of "1" 's. If the parity is even and the CS212 to be interrogated has not previously received a parity error (odd parity), it will transmit its status, along with an internally generated parity bit. D0 corresponds to IN0, D1 corresponds to IN1 or IN2-3. After the address parity bit has been transmitted the controller must pull the line down to about 7.5V to allow the CS212 to transmit. If a "1" is to be transmitted, no change will occur on the line. If a "0" is to be transmitted, the CS212 will then pull the line down. In either case, the controller must pull the line back up to 15V in order to continue. If the CS212 has received a parity fault, it will transmit 3 one's (D0=D1=PD=1). This will allow the controller to detect a parity error. If a parity error is detected by the controller, the read word must be repeated.
A0 A1 A2 A3 A4 PA 0 001 Transmitted by Controller 1 0
READ BIT D0
Notes: 1. * Indicates IN1 & loop IN2-3 cannot be used at the same time. 2. This diagram shown CS212 circuit coded to #24.
D1 PD
010 1 Transmitted by CS-212
A typical line signal from the control unit would look like the following:
0 0 0 1 1 0 0 1 0 1 Data Parity IN 1 Status IN 0 Status "0" for Read Add Parity A4=1 x 24 = 16 A3=1 x 23 = 8 A2=0 x 22 = 0 A1=0 x 21 = 0 A0=0 x 20 = 0 Binary = #24
1
0
0
1
1
The CS212 would decode this into clock and data.
Clock Positive Edge Strobes Data into an Internal Shift Resister 1 0 0 1 1
Data
The CS212 accepts addresses and commands in 10-bit word formats. Three types of words must be generated: Sync, Read and Write.
SYNC READ1 READ2 READ3 READ29 SYNC WRITE1 WRITE2 WRITE29
TYPICAL READ WORD Assume that device #24 is to be interrogated and the status of IN0=1 and IN1=0. WRITE WORD In order to update OUT0 and OUT1, a write word must be sent to the CS212. The first 5 bits must correspond to the CS212 to be updated. Bit #6 is an address parity bit. It must insure even parity. D0 corresponds to OUT0 and D1 corresponds to OUT1. An even data parity bit must be received by the CS212. If the address and data parity are even and the CS212 has not previously received a parity error, it will update OUT0 and OUT1. If a parity error was received, the CS212 will not be updated. In this case, a read word must be sent to clear the parity fault.
SYNC WORD Synchronization is obtained by providing the CS212 with 8 or more 1's followed by a "0". To prevent a false sync, it is best to send 0 before the eight 1's. This word insures all circuits on the same line see the commands at the proper time.
0
1
1
1
1
1
1
1
1
0
5
CS212
Functional Description: continued
WRITE A0 A1 A2 A3 A4 PA BIT D0 D1 PD
0100 01110 1 0 1 00 0 1 1 1 01
Data Parity OUT 1 OUT 0 "1" for Write Add Parity A4=0 x 24 = 0 A3=0 x 23 = 0 A2=0 x 22 = 0 A1=1 x 21 = 2 A0=0 x 20 = 0 Binary = #2
TYPICAL WRITE WORD: Assume CS212 #2 is to be updated so that OUT0=1 and OUT1=0. OUTPUTS 1. OUT0 and OUT1: Pin #'s 1, 16: These outputs are updated according to the information present during the write word. 2. DSR: Pin #15: The DSR pin is a monitor of the clock signal for the onchip D flip flops, corresponding to OUT0 and OUT1. It can be used to strobe data from OUT0 and OUT1 into external circuitry connected to the CS212. These three outputs can sink up to 1mA at 1.2V. They are Darlington type open collector outputs.
INPUTS: 1. Address inputs: Pin#'s 2,3,4,5,6. The CS212 has 5 address inputs which decide what address code it will respond to. Their thresholds are approximately 1/2 VDD and draw less than 20A. The inputs should be grounded for Logic "0" and tied to VDD (PIN 12) through a 10K resistor for Logic "1". The resistor is necessary for non-destruction of the IC with 28V applied to the line. 2. Data Inputs: Pin#'s 7,8. IN0 and IN1 (Pins 8 and 7) are digital inputs and are similar to the address inputs in that they have a threshold of approximately 1/2 VDD. When the CS212 is unaddressed, these inputs draw less than 20A. When the circuit powers up, IN0 and IN1 typically source 400A. 3. Detector Loop: Pin #'s 13, 14. IN2 and IN3 can be used together to form a detector loop. When used, the outputs are connected together through a window foil and a diode. These inputs will generate a logic O1O at D1 on the line when the pins are shorted or opened.
1 When IN 1=1 T0 D, Online Durning Read
Loop Status DET.
IN 1 IN 2 IN 3
1 When Loop is Open or Shorted
OUT 0, OUT 1, DSR LINE DSR The Edge is Present When OUT 0 & OUT 1 are Updated.
3. Data Out: Pin #11: The Data Out pin is used to transmit the status of IN0 and IN1 to the line. For Data=1, the line driver is off. For Data=0, the line driver is turned on. This output is a saturated switch capable of sinking 10mA DC at .4V and 50mA at 1V on a transient basis. The 50mA is needed to discharge the line capacitance. A 1501/2 resistor from the line to Pin 11 limits the current into Pin 11 when the line driver is on.
When using IN2 and IN3, IN1 must be terminated to VDD through the 10K Resistor used for the address inputs. When using IN1, IN2 and IN3 must be shorted or opened. 4. Line Input: Pin #9 The line input is internally connected to two comparators. These comparators separate the line signal into clock and data. The line input will draw less than 16A of input current. 5. VDD: Pin #12 The VDD Pin provides power to the CS212 circuitry. The line signal is externally rectified and filtered, then applied to VDD. The VDD pin draws varying amounts of current, depending upon the state of the CS212. (See specification). The unaddressed current is less than 0.8mA. The operating voltage range is 10V to 18V on Pin 12 of the IC. This wide range is necessary because of losses in the line and ripple on VDD. The circuit is designed to withstand 28V applied to the line. This is to prevent the destruction of the IC and its external components if the 2-wire cable is miswired.
6
CS212
Package Specification
PACKAGE DIMENSIONS IN mm (INCHES) PACKAGE THERMAL DATA
D Lead Count 16L PDIP 16L SO Wide Metric Max Min 19.69 18.67 10.50 10.10 English Max Min .775 .735 .413 .398
Thermal Data RQJC RQJA typ typ
16L PDIP 42 80
16L SO Wide 23 105
uC/W uC/W
Plastic DIP (N); 300 mil wide
7.11 (.280) 6.10 (.240)
8.26 (.325) 7.62 (.300) 3.68 (.145) 2.92 (.115)
1.77 (.070) 1.14 (.045)
2.54 (.100) BSC
.356 (.014) .203 (.008)
0.39 (.015) MIN. .558 (.022) .356 (.014) Some 8 and 16 lead packages may have 1/2 lead at the end of the package. All specs are the same.
REF: JEDEC MS-001
D
Surface Mount Wide Body (DW); 300 mil wide
7.60 (.299) 7.40 (.291)
10.65 (.419) 10.00 (.394)
0.51 (.020) 0.33 (.013)
1.27 (.050) BSC
2.49 (.098) 2.24 (.088)
2.65 (.104) 2.35 (.093)
1.27 (.050) 0.40 (.016)
REF: JEDEC MS-013
0.32 (.013) 0.23 (.009) D 0.30 (.012) 0.10 (.004)
Ordering Information
Part Number CS212EN16 CS212EDW16 CS212EDWR16
Rev. 4/21/99
Description 16L PDIP 16L SO Wide 16L SO Wide Tape & Reel 7
Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.
(c) 1999 Cherry Semiconductor Corporation

▲Up To Search▲

Price & Availability of CS212

	To Download CS212 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .